Layout-Driven SOC Test Architecture Design for Test Time and Wire Length Minimization.

Sandeep Kumar Goel, Erik Jan Marinissen

Browse the full DATE paper archive.