FPGA latency optimization using system-level transformations and DFG restructuring.

Daniel Gomez-Prado, Maciej J. Ciesielski, Russell Tessier

Browse the full DATE paper archive.