Asymmetric underlapped FinFET based robust SRAM design at 7nm node.

A. Arun Goud, Rangharajan Venkatesan, Anand Raghunathan, Kaushik Roy

Browse the full DATE paper archive.