Instruction trace compression for rapid instruction cache simulation.

Andhi Janapsatya, Aleksandar Ignjatovic, Sri Parameswaran, Jrg Henkel

Browse the full DATE paper archive.