Prediction of interconnect delay in logic synthesis.

Horng-Fei Jyu, Sharad Malik

Browse the full DATE paper archive.