Skip to content

A prototype VLSI chip architecture for JPEG image compression.

Mario Kovac, N. Ranganathan, Martin Zagar

VenueADATE
Year1995
ProceedingsED&TC

Browse the full DATE paper archive.