Timing-Driven Placement for FPGAs with Heterogeneous Architectures and Clock Constraints.

Zhifeng Lin, Yanyue Xie, Gang Qian, Jianli Chen, Sifei Wang, Jun Yu, Yao-Wen Chang

Browse the full DATE paper archive.