A monitor interconnect and support subsystem for multicore processors.

Sailaja Madduri, Ramakrishna Vadlamani, Wayne P. Burleson, Russell Tessier

Browse the full DATE paper archive.