Timing Driven Placement Reconfiguration for Fault Tolerance and Yield Enhancement in FPGAs.

Anmol Mathur, C. L. Liu

Browse the full DATE paper archive.