A Vhdl-Based Methodology for Design and Verification of Pipeline A/D Converters.

Eduardo J. Peralas, Antonio J. Acosta, Adoracin Rueda, Jos L. Huertas

Browse the full DATE paper archive.