A performance-driven placement algorithm with simultaneous Place&Route optimization for analog ICs.

Juan A. Prieto, Adoracin Rueda, Jos M. Quintana, Jos Luis Huertas

Browse the full DATE paper archive.