Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors.

Praveen Raghavan, Andy Lambrechts, Murali Jayapala, Francky Catthoor, Diederik Verkest

Browse the full DATE paper archive.