A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters.

Abbas Rahimi, Igor Loi, Mohammad Reza Kakoee, Luca Benini

Browse the full DATE paper archive.