Interactive presentation: Logic level fault tolerance approaches targeting nanoelectronics PLAs.

Wenjing Rao, Alex Orailoglu, Ramesh Karri

Browse the full DATE paper archive.