Polynomial Abstraction for Verification of Sequentially Implemented Combinational Circuits.

Tarvo Raudvere, Ashish Kumar Singh, Ingo Sander, Axel Jantsch

Browse the full DATE paper archive.