Dynamic critical resistance: a timing-based critical resistance model for statistical delay testing of nanometer ICs.

Jos Luis Rossell, Carol de Benito, Sebasti A. Bota, Jaume Segura

Browse the full DATE paper archive.