Efficient on-line interconnect testing in FPGAs with provable detectability for multiple faults.

Vishal Suthar, Shantanu Dutt

Browse the full DATE paper archive.