A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context.

Anselme Vignon, Stefan Cosemans, Wim Dehaene, Pol Marchal, Marco Facchini

Browse the full DATE paper archive.