A scalable and high-density FPGA architecture with multi-level phase change memory.

Chunan Wei, Ashutosh Dhar, Deming Chen

Browse the full DATE paper archive.