A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I/Os.

Sih-Sian Wu, Kanwen Wang, Sai Manoj Pudukotai Dinakarrao, Tsung-Yi Ho, Mingbin Yu, Hao Yu

Browse the full DATE paper archive.