Skip to content

Power-constrained test scheduling for multi-clock domain SoCs.

Tomokazu Yoneda, Kimihiko Masuda, Hideo Fujiwara

VenueADATE
Year2006
ProceedingsDATE

Browse the full DATE paper archive.