Extensible open-source framework for translating RTL VHDL IP cores to SystemC.

Syed Saif Abrar, Maksim Jenihhin, Jaan Raik

Browse the full DDECS paper archive.