Cost-Efficient Synthesis for Sequential Circuits Implemented Using Embedded Memory Blocks of FPGAs.

Grzegorz Borowik, Bogdan J. Falkowski, Tadeusz Luba

Browse the full DDECS paper archive.