Logic synthesis method for pattern matching circuits implementation in FPGA with embedded memories.

Grzegorz Borowik, Tadeusz Luba, Bogdan J. Falkowski

Browse the full DDECS paper archive.