An architecture and an FPGA prototype of a reliable processor pipeline towards multiple soft- and timing errors.

Abdelmajid Bouajila, Johannes Zeppenfeld, Walter Stechele, Andreas Herkersdorf

Browse the full DDECS paper archive.