An enhanced FPGA-based low-cost tester platform exploiting effective test data compression for SoCs.

Lyl M. Ciganda, Francesco Abate, Paolo Bernardi, M. Bruno, Matteo Sonza Reorda

Browse the full DDECS paper archive.