TCC: GPGPU Architecture for Instruction Decoder and Control Flow Error Detection.

Raghunandana K. K, Yogesh Prasad K. R, Matteo Sonza Reorda, Virendra Singh

Browse the full DDECS paper archive.