FPGA architecture of multi-codeword LDPC decoder with efficient BRAM utilization.

Sergiu Nimara, Oana Boncalo, Alexandru Amaricai, Mircea Popa

Browse the full DDECS paper archive.