Synthesizing multiplier in reversible logic.

Sebastian Offermann, Robert Wille, Gerhard W. Dueck, Rolf Drechsler

Browse the full DDECS paper archive.