FPGA Prototyping and Accelerated Verification of ASIPs.

Jakub Podivinsky, Marcela Simkov, Ondrej Cekan, Zdenek Kotsek

Browse the full DDECS paper archive.