Memory optimizations for packet classification algorithms in FPGA.

Viktor Pus, Juraj Blaho, Jan Korenek

Browse the full DDECS paper archive.