Skip to content

Implementation of FPGA-based Accelerator for Deep Neural Networks.

Tsung-Han Tsai, Yuan-Chen Ho, Ming-Hwa Sheu

VenueCDDECS
Year2019
ProceedingsDDECS

Browse the full DDECS paper archive.