A low jitter delay-locked-loop applied for DDR4.

Yo-Hao Tu, Kuo-Hsing Cheng, Hsiang-Yun Wei, Hong-Yi Huang

Browse the full DDECS paper archive.