A Partial Scan Based Test Generation for Asynchronous Circuits.

Dilip P. Vasudevan, Aristides Efthymiou

Browse the full DDECS paper archive.