Probabilistic Gate Level Fault Modeling for Near and Sub-Threshold CMOS Circuits.

Alexandru Amaricai, Sergiu Nimara, Oana Boncalo, Jiaoyan Chen, Emanuel M. Popovici

Browse the full DSD paper archive.