On Modeling and Evaluation of Logic Circuits under Timing Variations.

Mehdi Dehbashi, Grschwin Fey, Kaushik Roy, Anand Raghunathan

Browse the full DSD paper archive.