An FPGA based Tiled Systolic Array Generator to Accelerate CNNs.

Veerendra S. Devaraddi, Nanditha P. Rao

Browse the full DSD paper archive.