High-Accuracy Architecture-Level Power Estimation for Partitioned SRAM Arrays in a 65-nm CMOS BPTM Process.

Minh Quang Do, Per Larsson-Edefors, Mindaugas Drazdziulis

Browse the full DSD paper archive.