BDD Circuit Optimization for Path Delay Fault Testability.

Grschwin Fey, Junhao Shi, Rolf Drechsler

Browse the full DSD paper archive.