An Efficient Multiple-Parity Generator Design for On-Line Testing on FPGA.

Petr Fiser, Pavel Kubalk, Hana Kubtov

Browse the full DSD paper archive.