Efficient DPA-Resistance Verification Method with Smaller Number of Power Traces on AES Cryptographic Circuit.

Hiroki Ito, Mitsuru Shiozaki, Anh-Tuan Hoang, Takeshi Fujino

Browse the full DSD paper archive.