Process Variation Reduction for CMOS Logic Operating at Sub-threshold Supply Voltage.

Bo Liu, Hamid Reza Pourshaghaghi, Sebastian M. Londono, Jos Pineda de Gyvez

Browse the full DSD paper archive.