Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits.

Enrico Macii, Letcia Maria Veiras Bolzani, Andrea Calimera, Alberto Macii, Massimo Poncino

Browse the full DSD paper archive.