Skip to content

Runtime Online Links Voltage Scaling for Low Energy Networks on Chip.

Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania

VenueCDSD
Year2013
ProceedingsDSD

Browse the full DSD paper archive.