Skip to content

Design and FPGA Implementation of a Video Scalar with on-chip reduced memory utilization.

Seetharaman Ramachandran, S. Srinivasan

VenueCDSD
Year2003
ProceedingsDSD

Browse the full DSD paper archive.