Skip to content

S. Srinivasan

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

20

Venues

14

Active years

1986–2023

Best venue rank

A*

Where they publish

Papers

20 indexed papers, newest first.

YearVenueTitleAuthors
2023SBAC-PADA Distributed Algorithm for Identifying Strongly Connected Components on Incremental Graphs.S. Srinivasan, Arindam Khanda, S. Srinivasan, Ashish Pandey, Sajal K. Das, Sanjukta Bhowmick, Boyana Norris
2011ICCCNAn Assessment of Technologies for In-Home Entertainment.S. Srinivasan
2007CATAIntruder Identification and Response Framework for Mobile Ad hoc Networks.Sathish Kumar Alampalayam, Anup Kumar, J. H. Graham, S. Srinivasan
2006CIKMRobust periodicity detection algorithms.Srinivasan Parthasarathy, Sameep Mehta, S. Srinivasan
2006IGARSSExtraction of Stream Channels in High-Resolution Digital Terrain Images Using Morphology.Hyun-chong Cho, S. Srinivasan, A. Sedighi, K. Clint Slatton
2006WCNCGMSP: a generalized multi-hop security protocol for heterogeneous multi-hop wireless network.Bin Xie, Anup Kumar, S. Srinivasan, Dharma P. Agrawal
2006VLSIDUltra Folded High-Speed Architectures for Reed-Solomon Decoders.Kavish Seth, K. N. Viswajith, S. Srinivasan, V. Kamakoti
2005MASSMobility and routing management for heterogeneous multi-hop wireless networks.Bin Xie, Anup Kumar, Dave Cavalcanti, Dharma P. Agrawal, S. Srinivasan
2004VLSIDA Parallel Architectural Implementation Of The New Three-Step Search Algorithm For Block Motion Estimation.Kavish Seth, P. Rangarajan, S. Srinivasan, V. Kamakoti, V. Bala Kuteshwar
2003DSDDesign and FPGA Implementation of a Video Scalar with on-chip reduced memory utilization.Seetharaman Ramachandran, S. Srinivasan
2003VLSIDA Novel Architecture for Lifting-Based Discrete Wavelet Transform for JPEG2000 Standard suitable for VLSI.Srikar Movva, S. Srinivasan
2002VLSIDVLSI Implementation of 2-D DWT/IDWT Cores Using 9/7-Tap Filter Banks Based on the Non-Expansive Symmetric Extension Scheme.Kavish Seth, S. Srinivasan
2001FPGAFPGA implementation of a novel, fast motion estimation algorithm for real-time video compression.Seetharaman Ramachandran, S. Srinivasan
2000ISCASA programmable pruning level control based MPEG video encoder.Seetharaman Ramachandran, S. Srinivasan
2000ISCASDesign and implementation of an EPLD-based variable length coder for real time image compression applications.Seetharaman Ramachandran, S. Srinivasan
1999ICCVFast Partial Search Solution to the 3D SFM Problem.S. Srinivasan
1999ISCASEPLD-based architecture of real time 2D-discrete cosine transform and quantization for image compression.Seetharaman Ramachandran, S. Srinivasan, R. Chen
1999VLSIDParallel Implementation of 2D-Discrete Cosine Transform Using EPLDs.D. V. R. Murthy, Seetharaman Ramachandran, S. Srinivasan
1997IMDIVA: A DIstributed & Dynamic VP Management Algorithm.S. Srinivasan, Malathi Veeraraghavan
1986ICASSPA unified transform architecture.Paul M. Farrelle, S. Srinivasan, Anil K. Jain