Skip to content

VLSI Implementation of 2-D DWT/IDWT Cores Using 9/7-Tap Filter Banks Based on the Non-Expansive Symmetric Extension Scheme.

Kavish Seth, S. Srinivasan

Year2002
ProceedingsASP-DAC/VLSI Design

Browse the full VLSID paper archive.