Skip to content

A High-Speed Unified Hardware Architecture for AES and the SHA-3 Candidate Grstl.

Marcin Rogawski, Kris Gaj

VenueCDSD
Year2012
ProceedingsDSD

Browse the full DSD paper archive.