Test Controller Synthesis Constrained by Circuit Testability Analysis.

Richard Ruzicka, Josef Strnadel

Browse the full DSD paper archive.