High-Level Synthesis Design Flow for HEVC Intra Encoder on SoC-FPGA.

Panu Sjovall, Janne Virtanen, Jarno Vanne, Timo D. Hmlinen

Browse the full DSD paper archive.